

CLAIMS

What is claimed is:

- 1 1. A method comprising: /
2 reading a file containing user-defined triggering logic used to detect one or
3 more triggering events, the triggering logic described in a hardware description
4 language (HDL);
5 inserting and connecting the user-defined triggering logic to a circuit
6 described in HDL; and
7 compiling the HDL description of the circuit that includes the user-defined
8 triggering logic.
- 1 2. The method of claim 1, wherein compiling the HDL description of the circuit
2 comprises compiling the HDL description of the circuit to generate a register transfer
3 level (RTL) netlist.
- 1 3. The method of claim 2, further comprising mapping the RTL netlist to a
2 selected technology architecture.
- 1 4. The method of claim 3, further comprising performing a place and route
2 operation to implement the circuit in the selected technology architecture.
- 1 5. The method of claim 4, further comprising programming the RTL netlist into a
2 programmable hardware device.

1 6. The method of claim 5, further comprising debugging the circuit on the
2 programmable hardware device via a debugger.

1 7. The method of claim 1, wherein the triggering logic has a predetermined
2 interface.

1 8. The method of claim 7, wherein the predetermined interface includes a clock
2 signal input.

1 9. The method of claim 7, wherein the predetermined interface includes one or
2 more data signal inputs.

1 10. The method of claim 7, wherein the predetermined interface includes one or
2 more control signal inputs.

1 11. The method of claim 10, wherein the one or more control signals are
2 programmable via a debugger.

1 12. The method of claim 7, wherein the predetermined interface includes one or
2 more outputs to indicate whether the triggering logic has detected a triggering event.

1 13. The method of claim 1, wherein the triggering logic described in HDL is written
2 by a user and a name of the file is specified by the user.

1 14. The method of claim 13, wherein the user further specifies a name of a top
2 level triggering logic block defined in the file to be connected to the circuit.

1 15. An article of manufacture comprising: ✓
2 a machine accessible medium including content that when accessed by a
3 machine causes the machine to perform operations comprising:
4 reading a file containing user-defined triggering logic used to detect one or
5 more triggering events, the triggering logic described in a hardware description
6 language (HDL);
7 inserting and connecting the triggering logic to a circuit described in HDL; and
8 compiling the HDL description of the circuit, including the user-defined
9 triggering logic, to generate a register transfer level (RTL) netlist.

1 16. The article of manufacture of claim 15, wherein the machine-accessible
2 medium further includes content that causes the machine to perform operations
3 comprising mapping the RTL netlist to a selected technology architecture.

1 17. The article of manufacture of claim 16, wherein the machine-accessible
2 medium further includes content that causes the machine to perform operations
3 comprising performing a place and route operation to implement the circuit in the
4 selected technology architecture.

1 18. The article of manufacture of claim 17, wherein the machine-accessible
2 medium further includes content that causes the machine to perform operations
3 comprising programming the RTL netlist into a programmable hardware device.

1 19. A computer system comprising: /
2 a bus;
3 a data storage device coupled to the bus; and

4 a processor coupled to the data storage device, the processor operable to
5 receive instructions which, when executed by the processor, cause the processor to
6 perform a method comprising:

7 reading a file containing user-defined triggering logic used to detect
8 one or more triggering events, the triggering logic described in a hardware
9 description language (HDL);

10 inserting and connecting the triggering logic to a circuit described in
11 HDL; and

12 compiling the HDL description of the circuit, including the user-defined
13 triggering logic, to generate a register transfer level (RTL) netlist.

1 20. The computer system of claim 19, wherein the method further comprises
2 mapping the RTL netlist to a selected technology architecture.

1 21. The computer system of claim 20, wherein the method further comprises
2 performing a place and route operation to implement the circuit in the selected
3 technology architecture.

1 22. The computer system of claim 21, wherein the method further comprises
2 programming the RTL netlist into a programmable hardware device.